A unified via minimization approach is presented for two layer rout ing of printed circuit boards and VLSI chips. We have analyzed and characterized different aspects of the problem and have derived an equivalent graph model for the problem from the linear programming for mulation. Based on the analysis of our unified formulation, we posed a fast practical algorithm. The algorithm can handle both grid-based and gridless routing. Also, an arbitrary number of wires is allowed to intersect at a via and we allow both Manhattan and lock-knee routings.
Introduction
Via minimization is an important step in both VLSI and PCB design, because vias not only increase the manufacturing cost but also reduce the reliability of the products. Depending on whether the via minimization step is done before or after the routing, we divide the via minimization problem into unconstrained via minimization (UVM) and constrained via minimization (CVM).
Constrained Via Minimization (CVM)
Given a collection of paths representing the interconnection wires without specify ing what layer they belong, find a layer assignment to all the path segments that will minimize the total number of vias used.
Unconstrained Via Minimization (UVM)
Given a routing region and a set of terminals of signal nets, find the topological routing result and layer assignment that will minimize the number of vias used.
In practical VLSI or PCB design, the via minimization problem does not stand alone. We need to trade off between via minimization and wire length minimization, chip performance consideration and other constraints. For example, we may want to increase the total number of vias to get rid of some vias on the critical path or fix the layers for some nets to guarantee the chip performance.
We have developed a new topological routing method for the unconstrained via minimization problem in order to formulate both the CVM and UVM problems as a {0, 1} linear programming problem. However, due to the length limitation on the paper, we will discuss only the CVM problem. The UVM problem will be treated separately [24] .
The via minimization problem is formulated as a {0, 1} linear programming prob lem. In our formulation, all arbitrary number of wires can intersect at a via and both Manhattan and knock-knee routings can be handled. In addition to via minimization, other constraints can be easily brought into consideration by modifying the objective function and constraint conditions. Thus we have unified the formulation for via minim ization. To solve the problem, a practical algorithm is given which does not always guarantee the optimal solution but works very well in general.
Previous Work
The via minimization problem arose from printed circuit board (PCB) design, and was first formulated by Hashimoto and Stevens in 1971 [l] . The problem was believed to be an NP-complete problem for a long time. Various heuristic approaches were applied to attack the problem ( [1] , [2) , [3] , and [4] ). In 1980, Kajitani [5] presented a polynomial-time algorithm for finding a max-cut in a planar graph to minimize vias if the vias are only allowed at corners of paths (i. e. at places where a path changes its direction in a Manhattan routing design). In another paper, Ciesielski and Kinnen [6] gave an integer programming solution to the case in which vias are allowed wherever they fit, but the time complexity of their solution is exponential. Chan, Kajitani and Chan ([7] , [8] and [9] ) extended the approach in [5] to handle the case where three wires can intersect at a via and proposed an algorithm which can find the optimal solution in polynomial time. Independently, Pinter [10] found a polynomial algorithm to minimize the vias which can connect two wires, but the position of the vias can be anywhere they fit. The two optimal algorithms proposed in [9] and [10] were not implemented by the original authors. In 1986, Du and Chang [11] proposed a heuristic algorithm based on bipartiting the graph. And in 1987, Nakajima, Naclerio and Masuda [12] claimed that they successfully implemented the optimal algorithms in [9] with 0(n ) time complexity.
In 1983, Hsu [13] presented a heuristic algorithm based on a net intersection graph to attack the UVM. In 1984, Marek-Sadowska [14] proved that the UVM problem in thesimplest case, in which all signal nets are two-pin nets, is NP-complete and proposed a heuristic algorithm based on planarizing a net intersection graph.
In practice, minimizing the number of vias in an artificially defined small routing region, e. g. a channel or a switch box, is not enough, because the more complicated case is the interconnection of these small routing regions. What we really want is to minim ize the number of vias in the entire chip. This puts very serious restrictions on via, minimization algorithms. If n is the number of layout objects in the chip, even an 0(n ) algorithm will cause serious space and run-time overflow problems. Therefore, a com mon way to do via minimization is to depend on pattern recognition and a few simple heuristics to reduce the number of existing vias in the entire chip. These kinds of tech niques do not give bounds on the solution and time complexity, but have widely practi cal applications.
Problem Analysis

Terminology and Assumptions
First, let us assume that there are two interconnection layers for routing.
A wo candidate is an intersection of the wires belonging to the same net or a maxi mal piece of wire which does not overlap any other wire and can accommodate at least one via.
The degree of a via candidate is the number of wires connected to the via candi date.
A wire segment is a piece of wire which has two end points attached to either ter minals or via candidates.
A cross point is the intersection of wires belonging to different nets.
A knock-knee point is the overlapping point of two corners of two paths belonging to different nets.
EXAMPLE
In Fig. 1 (a) , both cross points and knock-knee points are marked. The Cj's are via candidates and W.'s are wire segments. To simplify the discussion, let us assume that -3-terminals can be accessed on both layers. If a via candidate has degree one, we will merge the via candidate with the wire segment attached to it and delete the via candi date. For example, the via candidates C4, C5, Cg and C-in Fig. 1 (a) are merged to wire segments Wg, W^W4 and Wg respectively in Fig. 1(b) .
From then on, we can assume that all via candidates have degree greater or equal to two. Lemma 3.1: A layer assignment is feasible if and only if all the intersecting wire segments of different nets are assigned to different layers. Proof: Necessity: If any two wire segments belonging to different nets and intersecting each other are assigned to the same layer, the two signal nets will short-circuit at the intersecting point. Thus the layer assignment is illegal.
Formulation of the problem
Sufficiency: If all the intersecting wire segments of different nets are assigned to different layers, then no short-circuit will occur. We can use vias to connect all the wire segments belonging to the same net but assigned to different layers ( by definition of wire segment ). So there is no open-circuit in the layout. Thus the layer assignment is feasible.
Corollary 3.1:
A layer assignment is feasible if and only if the wire segments attached to the same cross point and/or knock-knee point are assigned to different layers. Now we can formulate the via minimization problem. For each wire segment, we assign a {0, 1} variable x t to it, where the first subscript n designates that the wire seg ment belongs to net n and the second subscript 1 is the label of the wire segment.
The value of x , determines the layer (either 0 or 1) on which the wire segment will be placed. By corollary 3.1, we have a constraint for every cross point and/or knockknee point as follows:
where n^m and i^j.
We can directly obtain the following corollary from corollary 3.1.
Corollary 3.2:
A layer assignment is feasible if and only if the linear equations in (*) hold. Notice that there are exactly two wire segment intersecting at a cross point and/or knock-knee point. Therefore, for each constraint, exactly two variables will be involved.
A via candidate may or may not be a via depending on the layers assigned to the wire segments attached to it. If all the wire segments attached to a via candidate are assigned on the same layer, the via candidate will not be a via. Otherwise, a via will be resulted if the wire segments attached to the via candidate are not assigned to the same layer. For any pair of wire segments attached to the same via candidate, a term 
kni-xnjl is used in our objective function. If both x • and x • are assigned to the same layer, this term will be zero. Otherwise, this term will be non-zero to reflect that a via is needed if
EXAMPLE
In Fig. 1 (c) , we have used the x ,'s to label the wire segments in the example given in Fig. 1 (a) 
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Formulation Analysis
As we see in formula (1), the objective function is not a linear function. Under for mulas (1) and (2), the optimization problem represents a {0, 1} integer quadratic pro gramming problem. Fortunately we can transform the problem into one with an objec tive function which is much easier to solve and having linear constraints.
Existence of a Feasible Solution and Constraints
First, let us take a close look at the constraints in (2). For each constraint, exactly two variables are involved. Furthermore, the values of the two variables in a constraint are complementary. By a cluster, we mean a sub-set of constraints in which every con straint shares at least one variable with at least another constraints in the sub-set. In other words, constraints in a cluster are linear dependent. A maximal cluster is a cluster which shares no variables with the constraints outside the cluster. That is, the maximal clusters are linearly independent of each other.
A cluster is feasible if and only if all constraints in the cluster can be satisfied. That is, the values of all variables involved in the cluster can be determined. The via minimization problem, formulated by (1) and (2), has a feasible (not neces sarily optimal) solution if and only if all clusters in (2) are feasible.
Proof:
Necessity: If a cluster is not feasible, at least one constraint cannot be satisfied. So there are intersecting wire segments of different nets which cannot be assigned on different layers. By lemma 3.1, we do not have a feasible solution.
Sufficiency
The layer assignment is feasible by corollary 3.2.
Q.E.D.
Another way to look, at the problem is that we can build a constraint graph where every wire segment corresponds to a node in the graph, an edge existing between two nodes if and only if the two corresponding wire segments cross over or overlap each other. Fig. 2 gives the constraint graph for the example given in Fig. 1 . Then a maxi mal cluster corresponds to a connected component in the graph. A cluster is feasible if and only if the corresponding connected component in the constraint graph is twocolorable. Then we have the following equivalent corollaries.
Corollary 4.1:
The via minimization problem formulated by (1) and (2) has a feasible (not neces sarily optimal) solution if and only if the corresponding constraint graph is two-colorable (or contains no odd cycles).
If only Manhattan routing is used, we can always have a feasible layer assignment by placing all horizontal wires on one layer and all vertical wires on the other. This is a very popular layer assignment used in most of today's detailed routers. However, if we allow both Manhattan and knock-knee routings, we cannot always have a feasible layer assignment. A counter example is given in Fig. 3 . In 1982, Preparata and Lipski proved that three layers is sufficient ( [15] ) for mixed Manhattan and knock-knee routings. By solving the linear equations in (2) or checking the corresponding constraint graph, we can easily test the feasibility of the original input. From now on, we will assume that the given input always has a feasible solution. That is, all clusters in (2) are feasible.
Formulation Transformation
For convenience of the discussion, we also use the term cluster or maximal cluster to refer to the sub-set of variables involved in the sub-set of constraints. In the constraint graph, a cluster corresponds to a connected sub-graph and to assign the layer to wire segments is to color the constraint graph with two colors. Once a node is colored, the color of all the other nodes in the connected sub-graph is fixed.
Using the above lemma, we can reduce the number of variables in our original for mulation. For a maximal cluster, i, we need only one variable, Xj, which takes value 1 if the corresponding wire is assigned on layer one and 0 otherwise. Let (1) and (2) to: f = min { EC» *yij } (5) s. t.
x.+ xj-yij = 2*zij
- (6) Thus we transform the via minimization problem to a {0, 1} integer linear pro gramming problem. Fig. 1 
EXAMPLE
Let us redraw the example given in
Problem Extensions
In IC layout, the layers may be not equal in performance. Some wire segments may have pre-assigned layers. For each of these wire segments, we need to add another con straint:
where x is the corresponding variable and K is a constant, 0 or 1.
To optimize the chip performance, we may want to limit the number of contacts on a critical net: say the number of contacts on net n must be less than a constant N. Then we can pose the following constraints to take care of the case:
SKn-xnjl<N> where x • and x • belong to net n and share a via candidate.
ni nj "
With a more complicated cost function, we can also reflect the trade-offs between the number of contacts and the wire length on a preferred layer or we can maximize the wire length on the preferred layer as a secondary goal.
Problem Solution
Underlining Ideas
Because of the huge number of variables in the formulation, any kind of known constraint relaxation technique is not practical due to the space and/or run-time prob lems. We propose a graph theoretical approach to solve our problem. First, let us build a weighted cluster graph G(V, E) as follows:
A node, v., in V has a one-to-one correspondence to a maximal cluster in the for mulation. An edge, e = {v., v.}, in E has a one-to-one correspondence to the boolean variable y--in the problem formulation. A weight, w-= -Cy, is assigned to the corresponding edge. The weighted cluster graph for the example given in Fig. 4 is shown in Fig. 5 .
The problem now becomes to find a maximal cut in the weighted, cluster graph which will divide the vertex set into two parts. The vertices in one part will be colored with one color while the vertices in another part will be colored the other color. If the weighted cluster graph is planar, we can find the optimal solution in polynomial time ([16] and [17] ). Unfortunately, the weighted cluster graph is not planar in general and we know that to find a maximal cut in a general graph is NP-complete ( [18] and [19] ). So we will try the heuristics to solve the problem.
Special Case of the Problem
Let us conduct some special cases of the problem from the graph theory point of view.
Lemma 5.1:
If the weighted cluster graph is a planar graph, the optimal solution can be found in 0( M1/2 * |E|) time ( [16] , [17] , [20] and [21] ).
A graph is called biconnected if and only there exist at least two different paths connecting each pair of nodes. The biconnected components of a graph are maximal biconnected subgraphs of the graph. Notice that two biconnected components of a graph are either disconnected or connected by a node, an edge or a simple path. Then we have the following:
The maximum cut in a biconnected component of the weighted cluster graph is a part of the maximum cut for the graph. The biconnected components of the weighted cluster graph can be handled indepen dently.
The above theorem gives a way to partition the original problem into smaller ones if it is possible.
The Algorithm and Complexity Analysis
Get input data; identify all cross points, knock-knee points and via candidates; and build the weighted cluster graph G = (V, E);
Sort the edges of G by their weights in decreasing order in E and use the "edgepick-up" procedure to get an initial solution. an edge cut, C, partitioning the node set V into two disjoint sets, Vg and Vt Usually, the number of layout objects is much larger than the number of edges, |E|, and the number of nodes, |V|, in the weighted cluster graph. So the overall time com plexity of our algorithm is 0( nlogn + k ). 6. Results Following the above algorithm, we find (x,, x2) and (xj, xJ as the maximal cut for the example given in Fig. 4 . The layer assignment is shown in Fig. 6 . The algorithm is implemented in C on a u-VAXII workstation and was used as a post-process step for a gridless channel router -Glitter [23] . Fig. 7 and Fig. 8 show the layer assignment of two other examples. In all the examples given here, the optimal solution is obtained. In other words, the number of vias in these examples is the minimum possible. Notice that the number of vias is the minimum possible under the given topology. As an example, let us use our topological routing method to re-route the channel given in Fig. 7. Fig. 9 shows the result with only one via. final number of vias is 335, reduced by 17.5 percents, and the result is shown in Fig. 11. 
Concluding Remarks
We used a unified {0, 1} linear programming formulation for the via minimization problem. Based on the analysis of the formulation and graph theory, we developed an efficient algorithm to solve the general practical via minimization problem.
To obtain the global optimal solution for the problem, the simulated annealing technique can be applied to find the maximum cut in the weighted cluster graph we pro posed.
The rapid advance in VLSI fabrication technology has made it possible that more than two layers are available for routing. So how to minimize the number of vias in more than two layer routing is important. We are going to extend our approach to han dle the problem involving more than two routing layers.
